Tokai, Ibaraki 319-11, Japan p-channel thin-film transistors (TFTs) have been fabricated in layers of laserrecrystalLized polycrysEalline silcon on fused quartz substrates using magnetronsputtered tantalum pentoxide (Ta2O5) as a gate insulator.
B-12-5 5 ) for its Si-TFTs. l. Introduction
In recent years, thin-fi1m transistors (TFTs) with their active channels in layers of laserrecrystallized polycrystalline silicon on transparent glass substrates have attracted much attention, offering interesting applications in large-area, flat panel displays .L,2)
For addressing thin-fi1m electroluminescent (TFEL) displays, offset gate structure Si-TFTs with high breakdown voltage have been designed and fabricated on quutr".2) However, these Si-TFTs have exhibited a low transconductance, Due to the necessity of relatively high currents for TFEL displays, geometrical sLze of these Si-TFTs has become 1arge, which has restrained the resolution and integration of TFEL displays. Furthermore quartz substrates for addressing TFEL displays.
Device Fabrication
The schematic of the device fabricati_on processing sequence is depicted in Fig.1 . Fused quartz substrates obtained in the shape of threeinch diameter discs about 380 Um thick were used to be compatible with the conventional silicon device fabrication steps. A 500 nm thick layer of LPCVD polycrystalline silieon \^ras deposited at 625"C. The polycrystalline silicon layer was encapsulated by a L70 nm thick layer of CVD silicon dioxide and r^/as then recrystallized by a scanning CW Ar laser in a dry nytrogen flow. The substrates were maintained at 400'C during the recrystallization.
The laser power was adjusted encapsulation layers were etched away, and the silicon j-slands, upon which the transistors would be fabricated, were formed using CF4 plasma etching. A 100 nrn thick Tu2O5 gate insulator (e = 20, breakdown voltage = 4 to 5x106 V/cm) was deposited at room temperature by an rf-magnetron important to explore a higher dlelectric constant to g.z w. After la'er anneallng, the the TarOr/Si dry etching sputtering system. The sputtering gas consisted of a mixture of argon and oxygen. Following the T"2O5 deposi-tion, the substrates were masked with photoresist and etched by the reactive ion etching (RIE) using CF4 as a reactive gas. Fina11y, A1
was electron-beam evaporated and patterned for the conLacts. Prior to measurements, the devices were annealed in a mixture of hydrogen and nitrogen at 450"C for 30 minutes.
Poly-Silicon characterisitics . channel-width and are 10 pm, 100 um Figure 3 shows the dependence of the drainsource current on the gate bias voltage. The leakage current was measured to be 5.3x10-10 l/Um (per unit channel width) at drain-source voltage ua = -50 v and gate bias voltage u* = I v ("fl state). The on-off current ratio of more than 10' has been obtained for gate bias voltage variaLion from 1 V to -5 V, which is sufficient for the swithcing matrix element of TFEL displays.
Offset gate structure TFTs have Lhe advantage of obtaining high drain breakdown .,olttg". 2) In the device shown in Fig.2 , the breakdown voltage was measured to be over l-00 V. Figure 4 shows the dependence of the breakdown voltage on the offset gaLe length. Offset gate length was varied in the range from 7 um to l-6.8 um. Breakdown voltage tends to increase with the offset gate length. As shown in Fig.4 
Device Characteristics
The typical drain-source I-V characteristics are shown in Fig.Z . The channel length, the channel width and the offset gate length are 10 ililr 100 um and 7 um, respectively. Well-saturated drain-source characteristics have been obtained' The device exhibits p-channel enhancement mode characteristics.
The threshol-d voltage is -0'1-V and the transconductance is 150 pS at gate bias voltage V, = -5 V' rn p-channel TFTs empl-oying SiO2 as a gate insulator, the large enhancement threshold voltage was observed due to the large sufficient capability of addressing TFEL displays. In addition, due to the high transconductance of these Si-TFTs, it becomes possible to reduce their geometrical size in their application to TFT-TFEL displays.
TFT-circuit
The fundamental circuit was fabricated using these high transconductance Si-TFTs, The fabricated ci-rcuit is shown in Fig.5 . This is an elemental circuit of each picture element in the active matrix for TFEL displays, and i_t consists of two TFTs and one capacitor.
Due to the necessity of the high breakdown voltage in the off state and relatively high currents in the on state, high breakdown voltage TFTs with high transconductance are required. The capacitor C" acts as a storage capacitor, which allows the TFEL display to be driven with a 100% duty factor.
The channel length, the channel width and the offset gate length of TFT-I and TFT-2 are 10 Umr f00 um and 7.5 ilil, respectivley. The TIZO' gate insulator thickness is 100 nm for both TFTs. Magnetron-sputtered T"ZO5 was also used as a dielectric material of this storage capacitor. Its electrode area is 100 Um x 100 Um and the Ta^O-thickness is 100 nm. z)
Source Bus Line Fig. 3 The dependence of the drain current on the gate bias voltage. The channel length, the channel width and the offset gate length are 10 um, 100 pm and 7 um, respectively. This TFT-circuit (1) T^ZO5 depositi-on fabricated as follows: a storage capacitor by was for rf-magnetorn sputtering onto the substrates on which TFT-1 and TFT-2 had been fabricared. (2) Patterning for TIZO5 using RIE. In order to evaluaEe the capability of this circuit, Lhe output characteristics were simulated using 10-M0 resisLance as a 1oad. The output characterisitcs are shown in Fig.6 . The gate bus voltage of -5 V was applied to turn on the TFT-I. Under this condition, the source bus voltage could be applied to the gate electrode of the TFT-2. As shown in Fig.6 , the applied voltages were varied from 50 V to 100 V, which was commonly used to drive TFEL displays. The 
